SIA OpenIR  > 工业控制网络与系统研究室
Design and Implementation of Parameterized Convolutional encoder IP cores
Duan MQ(段茂强); Huang XL(黄晓莉)
Department工业控制网络与系统研究室
Conference NameThe 2nd International Conference on Electronics,Communications and Control (ICECC2012)
Conference DateOctober 16-18, 2012
Conference PlaceZhoushan,China
Author of SourceIEEE
Source PublicationThe 2nd International Conference on Electronics,Communications and Control (ICECC2012)
PublisherIEEE Computer Society
Publication PlaceNew York, USA
2012
Pages1455-1458
Contribution Rank1
ISBN978-0-7695-4806-7
KeywordConvolutional Encodes Parallel Computing Parameterized Ip Core
AbstractThe parameterized IP (Intellectual Property) core is flexible reused in the SoC (system on chip) development project, reduce the development period and occupy the appreciate market. The convolutional coder is a kind of good channel code, which is widely used in many fields such as deep space telecommunication, wireless communication and so on. In this paper, we design and implement general parameterized IP cores of convolutional encoder with SMIC 0.35μm CMOS technology, serial structure and parallel structure respectively. And analyze each of the power dissipation using Synopsys PTPX tool. The result shows the parallel circuit structure saves 14 percent power dissipation compared to that of serial circuit structure, with the same encode radio. Meanwhile, computing speed of parallel structure with 8-bit parallelism is 8 times than that of serial structure under the same clock frequency. Certainly, serial circuit structure has their particular characters such as easily realized and less resource consumption.
Language英语
Document Type会议论文
Identifierhttp://ir.sia.cn/handle/173321/10236
Collection工业控制网络与系统研究室
Affiliation1.Lab of Industrial Control Network and System, Shenyang Institute of Automation, Chinese Academy of Sciences, Liaoning Shenyang, P. R. China
2.of Scientific & Technical Information of Liaoning Province, Liaoning Shenyang, P. R. China
Recommended Citation
GB/T 7714
Duan MQ,Huang XL. Design and Implementation of Parameterized Convolutional encoder IP cores[C]//IEEE. New York, USA:IEEE Computer Society,2012:1455-1458.
Files in This Item: Download All
File Name/Size DocType Version Access License
Design and Implement(188KB) 开放获取CC BY-NC-SAView Download
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Duan MQ(段茂强)]'s Articles
[Huang XL(黄晓莉)]'s Articles
Baidu academic
Similar articles in Baidu academic
[Duan MQ(段茂强)]'s Articles
[Huang XL(黄晓莉)]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Duan MQ(段茂强)]'s Articles
[Huang XL(黄晓莉)]'s Articles
Terms of Use
No data!
Social Bookmark/Share
File name: Design and Implementation of Parameterized Convolutional encoder IP cores.pdf
Format: Adobe PDF
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.